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Abstract
Spike-based learningwithmemristive devices in neuromorphic computing architectures typically
uses learning circuits that require overlapping pulses frompre- and post-synaptic nodes. This imposes
severe constraints on the length of the pulses transmitted in the network, and on the network’s
throughput. Furthermore,most of these circuits do not decouple the currentsﬂowing through
memristive devices from the one stimulating the target neuron. This can be a problemwhen using
devices with high conductance values, because of the resulting large currents. In this paper, we propose
a novel circuit that decouples the current produced by thememristive device from the one used to
stimulate the post-synaptic neuron, by using a novel differential scheme based on theGilbert
normalizer circuit.We showhow this circuit is useful for reducing the effect of variability in the
memristive devices, and how it is ideally suited for spike-based learningmechanisms that do not
require overlapping pre- and post-synaptic pulses.We demonstrate the features of the proposed
synapse circuit with SPICE simulations, and validate its learning properties with high-level behavioral
network simulations which use a stochastic gradient descent learning rule in two benchmark
classiﬁcation tasks.
1. Introduction
Neuromorphic computing systems typically comprise neuron and synapse circuits arranged in amassively
parallelmanner to support the emulation of large-scale spiking neural networks [1–8]. In these systems, the bulk
of the silicon real-estate is taken up by synaptic circuits, where thememory and computational sites are co-
localized [5]. Consequently, to save area andmaximize density,many neuromorphic computing approaches
avoid implementing complex synaptic circuits with on-chip learningmechanisms [4, 9, 10], and resort to
training the network on external computers. However, these approaches lose the ability to execute on-line ‘life-
long’ learning and require that the network parameters (such as the synaptic weights) be programmed at
deployment time. In addition, if these parameters are stored in static randomaccessmemory cells or in dynamic
randomaccessmemory banks, they need to be re-programmed every time the system is reset. For large networks
[4, 11, 12], the time required to initialize the systemwith these parameters can become prohibitive.
Memristive devices can potentially address these problems by virtue of their compactness and non-volatility
[13]. Given their advantages, several neuromorphic arrays that usememristive devices have been proposed
[14–18]. Typically, these approaches propose to usememristive devices in dense synaptic arrays for
implementing large-scale neural networks. For instance, [15, 19] describe use of 1R arrays to implement
perceptrons trained by supervised learning protocols such as [20]. Similarly, in [21], the authors train a 1T-1R
array to implement perceptrons classifying face images from the Yale face database [22]. In [23], the authors use
the Recursive Least-Squares algorithm for training synaptic weights to perform complex tasks such as human
motor control. Inworks such as [15, 23], the authors propose the use of two devices per synaptic element to
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implement positive and negative weight terms. Other approaches describe synaptic arrayswith a 1T-1R synapse
elements that learn using classical [16, 18, 24–26] or stochastic [17, 27, 28] spike-timing dependent plasticity
(STDP) learning rules. In these arrays the currents used to program thememristive devices can be very large,
especially for devices in high-conductance states. This imposes severe restrictions on the power budget,
capacitor sizes, and other aspects for the design of ultra-low powermemristive-neuromorphic circuits.
Moreover, the learning protocols employed inmost of these architectures couple the length of the pulses used to
transmit signals across the layers of the networkwith the duration of the pulses required to program the devices
[18, 24]. This requirement imposes severe constraints on themaximumdata throughput of the network,
because each rowor column in the cross-bar array has towait for the pre- and post-synaptic pulses toﬁnish,
before a new one can be sent. In this paper, we propose a novel synaptic circuit thataddresses at the same time
both the large current and overlapping pulses problems. To overcome the problemof integrating large currents
in the post-synaptic neuron, we propose a novel differential-mode sub-thresholdmemristive synapse circuit
that decouples, normalizes, and re-scales thememristive device current from the one supplied to the post-
synaptic neuron. To overcome the problemof overlapping pulses in cross-bar architectures, we propose an
event-based scheme that decouples the duration of the input spikes from the read and update phases of the target
synapse, coupledwith the use of a novel spike-based synaptic updatemechanism.
In recent years, several algorithms employing spike-triggered learning based on post-synaptic neuronal
activity, instead of vanilla STDPmechanisms, have been proposed in computational neuroscience literature
[29–31]. Several neuromorphic implementations of thesemechanisms have also been realized [6–8, 32, 33]. In
this paper, we demonstrate how the proposed differentialmemristive synapse circuit can be incorporated in a
neuromorphic system that employs a learning circuit based on such ideas. This circuit is inspired by the
biologically plausible learning rule presented in [31] and gradient-descent basedmethods applied tomemristive
devices [34, 35].We use these learning circuits to implement a randomized unregulated step descent algorithm,
which has been shown to be effective for training synaptic elements with limited precision [36].
In the following section, we present the network architecture that is compatible with the proposed
differentialmemristive synapse circuit. In section 3, we describe the techniques used for sensing and changing
thememristive device conductances, and present circuit simulation results that quantify its performance ﬁgures.
In section 4, we assess the features of neuromorphic architectures thatmake use of the proposed circuits and
validate themwith behavioral simulations in two classiﬁcation tasks. Finally, sections 5 and 6 contain the
discussion and concluding remarks.
2.Neuromorphic architectures formemristive synapses
The architecturewe propose is composed of an array of synapses and neurons that receive input spikes into
columns of synaptic cells, and produce output spikes from the silicon neurons arranged in rows (see ﬁgure 1).
This type of architecture can be integratedwithin a full-customneuromorphic very large scale integration chip,
or be used as a single-core inmulti-core neuromorphic systems [4, 9]. Both the input and output spikes are
represented by fast digital pulses that are encoded using the address-event representation (AER) [37–40].
Figure 1.Multi-neuron chip architecture: input AER events are converted into read andwrite pulses sent tomultiplememristive
synapses; the currents produced by the synaptic circuits are integrated by the neuron assigned for the row; ouput spikes are converted
into AER events and transmitted off-chip.
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On the input side, asynchronous AER circuits ensure that events are transmitted as they arrive. Upon the
arrival of a pre-synaptic address-event, a pulse-shaping circuit decouples the duration of the input spikes from
the read and update phases of the target synapse. This frees the communication bus to transmit spikes from
sender nodes to the cross-bar array, increasing the throughput of the network by use of shared or time-
multiplexed communication resources. The block diagramdescribing the operation of the pulse-shaping
circuits is shown inﬁgure 2. The pulse-shaping circuit consists of two pulse-extender circuits [7] and is
conﬁgured to produce two pulses in quick succession on the arrival of anAER event. These pulses sequentially
enable the read-mode operation, where the state of the addressed synapse is sensed, followed by thewrite-mode
operation, where the conductance of thememristive devices are increased or decreased, in the target synapse.
The change in the synapse state is directed by two control signals produced by the learning circuits in the post-
synaptic neuron labeled asUP andDN, which are used for increasing and decreasing the synaptic weights,
respectively.
On the output side, a 1-D arbiter circuit queues output events in case of collisions and transmits themon the
shared output bus [38]. A programmable bias-generator circuit [41] provides a set of globally-shared
temperature-compensated current signals for biasing the analog parameters of the neuromorphic circuits, such
as time-constants, refractory periods, or learning rates.
Address-events target destination columns of thememristive array. By construction, all rows of the
stimulated columnwill process the input event in parallel. Furthermore, the extended read andwrite pulses
typically last longer than the input AER event duration. Therefore, sequential AER stimulation ofmultiple
columnswill producemultiple read/write operations across the full array that will overlap in time and operate in
parallel. A block diagramof the circuits present in a single row of the cross-bar architecture is illustrated in
ﬁgure 1 is shown inﬁgure 3. It comprisesmultiple synaptic circuits that receive voltage pulses from the pulse-
shaping circuits, two current-modeDifferential Pair Integrator (DPI) circuits that emulate excitatory and
inhibitory synapse dynamics with biologically realistic time constants [42, 43], a current-mode learning block
that implements a spike-driven learningmechanism [6, 7], and an ultra-low-power adaptive Integrate-and-Fire
neuron circuit that faithfully reproduces biologically realistic neural dynamics [44, 45]. In the read-phase, the
synaptic circuit senses the state of the twomemristive devices in it, and produces rescaled and normalized
differential currents that are driven into the positive and negativeDPI inputs. TheDPI circuits integrate these
weighted currents and generate a rescaled output current that is driven into a neuron and its learning block. The
learning block uses a copy of this ‘dendritic’ current to compare it to the net input current, which includes
contributions from the neuron and an external source. The external source could represent a teacher signal in
supervised learning protocols, or contributions fromother neurons in unsupervised learning protocols. Based
on this comparison, the learning block evaluates an error signal and produces theUP andDNweight update
control signals that are used during thewrite-mode phase to increase or decrease theweights of the stimulated
target synapse.We demonstrate the operation of this architecturewith a concrete example in section 4.
Figure 2.Pulse-shaping circuit for creating a sequence of read andwrite pulses, with eachAER input event.
Figure 3.Memristive synapse circuits for on-line learning in a neuromorphic architecture.
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3. The differentialmemristive synapse circuit
The differentialmemristive synapse circuit is based on the classic Gilbert-normalizer element [46, 47], originally
designed for bipolar transistors, but functional also forMetal Oxide Semiconductor Field-Effect Transistors
(MOSFETs) operated in the sub-threshold domain [47]. The synapse circuit stores its weight as the difference
between the conductances of twomemristive devices, one representing a positive term and the other
representing a negative term. Programming the devices is done in a push-pullmanner: to increase the synaptic
weight, the conductance of the positive term is increased, and that of the negative term is decreased. The
complementary operation is achieved by simultaneously decreasing and increasing the conductances of the
positive and negative terms, respectively. The output current produced by this circuit, in read-mode, can be
scaled to very low values (e.g., in the range of picoAmperes). This reduces the total current driven into the post-
synaptic neuron, which can then be implementedwith very small capacitors and ultra-low power sub-threshold
circuits. The differential operation coupledwith the normalizing ability of the circuit has two additional
advantages. It reduces the effect ofmemristive device variability and implements both positive (excitatory) and
negative (inhibitory) synapse contributions, effectively doubling the ‘high–low’ dynamic range of the synaptic
weight. Inwrite-mode, the circuit enables programming thememristive devices with programmable current
limits, pulse widths, and heights. Thewrite-mode parameters can be chosen by the user to optimize thewrite-
mode power consumption depending on thememristive device integrated in the circuit.
The operating principles of the circuit are independent of thememristive device technology used. It works
withmany different resistivememory technologies and an arbitrary number of resistive stable states. In this
work, we assume ourComplementaryMetal-Oxide-Semiconductor (CMOS) circuits can be directly interfaced
toHfO2 based devices through post-processingmethods, as described in [48].
The schematic diagramof the differentialmemristive synapse circuit is shown inﬁgure 4. The circuit is used
in a ‘read-mode’ phase tomeasure the conductance of the twomemristive devices to produce scaled output
currents that are conveyed to the downstream current-mode neural processing circuits. It is then operated in a
‘write-mode’ to update the state of thememristive devices using the downstream learning circuit control signals.
All SiMOSFETs represent switches, with gates controlled by digital signals. Signals with an overline, such as X ,
represent the inverted version of the signalX. The signalVRead is the voltage used during the read-mode, while
VSet andVReset are the set and reset voltages used in thewrite-mode to increase/decrease the synaptic weight. The
signalVb is a sub-threshold bias voltage that sets the (sub-threshold) scale of the output currents. TheMOSFETs
Sx have dimensionsW L 5 m 0.5 m;m m= MOSFETsM1&M4haveW L m m1 2m m= ,M2&M3have
W L 0.5 m 1 mm m= , andM5W L 2 m 1 mm m= .
Figure 4.Differentialmemristive synaptic circuit.
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3.1. Read-mode operation
To operate the differential synapse circuit shown inﬁgure 4 in read-mode, the switches S1, S2, S7, and S8 are
turned on and all other switches are turned off; the digital control signalsVset andVreset are set to logical zero.
The current-mode normalizer circuit is implemented byMOSFETsM1-M6. In thismode of operation, the
memristive devicesDpos andDneg are connected to the correspondingVtop andVbot nodes.When theVread pulse
is active, the currentsﬂowing through thememristive devices aremeasured and the output currents, Ipos and
Ineg, are sent to the excitatory and inhibitoryDPI circuits, respectively.
Therefore, in thismode of operation, during aVread pulse:
I I
I I
and
, 1
D M
D M
1
4
pos
neg
=
= ( )
where IDx is the current through the deviceDx, and IMi is the current through theMOSFETMi.
For low-power operation, it is desirable tomake IDx very small. Under this condition, we can assume that the
transistors operate in sub-threshold domain. This allows us to analytically derive the relationship between the
circuit parameters and the current ﬂowing through the circuit’s output branches. Bywriting the sub-threshold
equations for aMOSFET and equating it to the currents through the resistive devices, we get:
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whereRx represents the resistance of thememristive deviceDx,VRD, the supply voltage provided in ‘read-mode’,
Vs, the source voltage of the inputMOSFETsM1 andM4,Vi, the gate voltage of theMOSFETMi,κ, the sub-
threshold slope factor [47], andUT, the thermal voltage. By solving forVi:
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Equation (5) describes how the input current changes with the conductance of thememristive device, and
withVRD andVs voltages. In particular, for largeV VRD s- values, the current is approximately linear with
respect to thememristive device conductance, but assumes relatively large values (large valuesmake the circuit
less power-efﬁcient). For very smallV VRD s- values, the circuit produces very small currents that change
linearly, butwith a small dependence on the devicememristanceRx. The effect of this trade-off is highlighted in
ﬁgure 5(a), which plots equation (5) for different values ofVs, withVRD set to 1.8 V. Figure 5(b) shows circuit
simulations results, carried out using a standard 130 nmCMOSprocess, that support the theoretical analysis.
VRDwas set to 1.8 V,whileVs was swept to obtain the three differentV VRD s- values shown in theﬁgure legend.
In thismode of operation, the voltage applied across thememristive device is set low enough to prevent
conductance changes. This allows us tomodel the device as aﬁxed resistor, and to characterize the circuit as a
function of all resistance values between thememristive device’s low and high resistance states.
The output currents of the differentialmemristive circuit are directly proportional to the input currents
sensed from the corresponding input branch and scaled by the bias current Ib. Speciﬁcally, if all transistors
operate in sub-threshold saturation domain:
I I I I
I I I I
e e e e
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By solving for e
Vc
UT
- using the extra condition that I I Ib pos neg= + , and replacing terms in equation (6), we
obtain:
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1 4
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This allows us to produce output currents that are scaled versions of the currents ﬂowing through thememristive
devices, and potentiallymuch smaller, thus enabling the design of ultra low-power current-modememristive
sensing architectures. In order to ensure proper operation of the differentialmemristive output normalizing
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behavior, whileminimizing the power dissipated in the input current sensing stage, it is important to have large
Vs values, with smallV VRD s- values.
Figure 6 shows the theoretical normalized output current Ipos, for a bias current I 20 nb = A, for resistance
values ofDpos increasing from1 to 20 KΩ, and ofDneg decreasing proportionally from20 to 1 KΩ. A differential
current-mode readout circuit that computes I Ipos neg- can double the resolution of the conductance/memory
state sensing operation.More realistic circuit simulation results for a 130 nmCMOSprocessare shown in
ﬁgure 7. To generate this plot, thememristive devices weremodeled as resistors and the resistance ofDpos was
swept from 100 W to 20 KW. The bias voltageVbwas set to generate a bias current, Ib, of 20 nA. The simulation
results show the output of the circuit for different settings ofVs and as a function of different conductance values
assumed for thememristive devices. The blue, red, and green traces are the current outputs when the resistance
ofDneg was set as 1 KW, 10 KW, and19 KW respectively. The solid and dashed lines plot Ipos and Ineg respectively.
It can be seen from the plots that the cross over point shifts as the resistance values ofDneg change. Note how the
linearity of the circuit is improvedwhenV Vrd s- is reduced, at the cost of slightly reduced difference between
Ipos and Ineg.
3.2. Variability reduction
The strategy of using twomemristive devices programmed in a complementary fashion and connected to the
current-mode normalizer circuit has the added beneﬁt of signiﬁcantly reducing the impact ofmemristive device
variability in the output currents. To demonstrate this effect, we show inﬁgure 8 the results ofMonte Carlo
simulations inwhichwe compare the variability of the output currents versus that of thememristive devices. In
these simulationswe set I 20 nAb = andV 0.9 VS = . On the basis ofHfO2 data available from the literature [49],
we used conservative ﬁgures for the distributions of thememristive device high/low states and their variance. In
particular, we sampled resistance values from aGaussian distributionwith (mean, standard deviation) of (6 kΩ,
1200 kΩ) and (3 kΩ, 600Ω) in the high and low resistance states, respectively (see samples inﬁgure 8(a)), and
Figure 5. (a)Theoretical solution of the input current as a function ofmemristive device resistance, for different values of V VRD s-
settings, withVRD set to 1.8 V. (b) SPICE circuit simulations of the same current for a 130 nmCMOSprocess.
Figure 6.Theoretical normalized output current of the analytic differentialmemristive circuit as a function of 20 differentmemristive
conductance values, for three different (V VRD s- ) settings, with I 20 nb = A, and V 1.8 Vrd = .
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measured the circuit response using such values (see ﬁgure 8(b)).We observed that the histogramof the output
currents Ipos and Ineg are symmetric, illustrating the effect of normalization, with a standard deviation of
approximately 2.12 nA for both branches. The normalization circuit effectively compresses the error in output
current for large difference between resistances and expands it for small differences as shown inﬁgure 8(c). Even
for these conservative values of resistanceﬁgures, with a very small high–low ratio, the Coefﬁcient of Variation
(CV)was reduced from0.429 for thewe show a systematic pos negW - W to 0.284 for I Ipos neg- . Formore typical
Figure 7.Circuit simulation results for the transfer characteristics of the normalizer circuit. Different colors represent circuit response
for different values of theDneg resistor. Solid traces represent the current Ipos while dashed ones represent Ineg. Differentmarkers
denote different V Vrd s- settings.
Figure 8.Effect ofmemristive device variability on synapse circuits outputs. (a)Distribution of device resistance values (Mean, Std.
Dev.) for DnegW =(2.87 KW, 490 Ω) and DposW = (6.12 KW, 1.3 KW). The dashed lines represent the sampling distributions.
(b)Distribution of output currents for the resistance samples derived from (a). (c)Difference of output current samples, versus
difference of high–low resistance samples derived from (a). (d)Coefﬁcient of variation of output current difference and of resistance
difference as a function of different high–low ratios, and for three different values of resistanceCV (0.2, 0.3, and 0.4 for the circles,
crosses and stars respectively).
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cases, for examplewith high–low resistance values of 100 W and10 KW, the same analysis shows a drastic
reduction of CV from0.219 to 0.003. Inﬁgure 8, we show a systematic comparison of theCVs between the basic
resistance differences and the output current differences, for increasing ratios of high–low states. The
comparisonwas performed by runningMonte Carlo simulations inwhich the device high and low resistance
states were sampled froma normal distributionwith three different coefﬁcients of variation (0.2, 0.3, and 0.4),
and the output currents were calculated using the circuit’s transfer function derived analytically in section 3.
3.3.Write-mode operation
Thewrite-mode operation takes place immediately after the read-mode phase, as determined by the sequence of
Vread andVwrite pulses generated by the pulse-shaping circuit ofﬁgure 2. In this phase,Vread is zero, theVwrite is
high. Furthermore, the switches of twomemristive devices (S4–S10) are turned on in a complementarymanner,
such that the resultant voltage across thememristive devices induces opposite changes in their conductance
values. For example, to increase the net output current I Ipos neg-( ), the conductance ofDpos is increased and
that ofDneg is decreased. This is done by enabling the switches S5, S6, S9, and S10 by programming theVset signal
to logical one, andVreset to logical zero. This connectsVtopp toVST,Vbotp to ground,Vbotn toVRST, andVtopn to
ground. Similarly, to decrease I Ipos neg-( ), theVreset signal is to set logical one, andVset is set to logical zero. The
MOSFETsM7 andM8 are current-limiting transistors that protect the devices fromdamage during
programming. The signalVlim is a bias voltage chosen that ensure that thememristive devices are not damaged
during the forming operation. Tominimize power consumption all switching transistors are turned on only
during a read orwrite pulse.
The pulse shaping circuit ofﬁgure 2 can be tuned to increase or decrease thewrite pulse duration. Therefore,
by programming the length of these pulses and by choosing appropriate values forVST andVRST voltages, it is
possible to use this circuit to produce reliable binary, gradual, or stochastic changes in thememristive devices
[13, 49]. Themode of operation of thememristive devices and the nature of the changes that should be induced
in thememristive device conductance depend on the speciﬁc learning algorithm implemented in the learning
block ofﬁgure 3.
4. Learning simulations
In this sectionwe demonstrate examples of spike-based learning simulations using a learning rule that is ideally
suited for implementation in neuromorphic architectures that comprise the proposedmemristive synapses. In
theﬁrst subsection, we learn a single low-dimensional patternwith varying contrast, in the second subsectionwe
learnmany overlapping high-dimensional patterns.
4.1. Single pattern binary classiﬁcation
Here, we show simulation results of two neurons trained to classify an input spike-train by adjusting their
synaptic weights.We study the performance of such a learning system connected bymultiple binary synapses
and compare it to that of a hypothetical 32-bitﬂoating-point precision synapse in the same setting. This
illustrates what the performance limitation is with an ‘ideal’ synaptic element when classifying aﬁnite-rate
Poisson trainwith a leaky integrator neuron.
In this task, the neurons a and b are connected via randomly initialized synapses to two neural populations p1
and p2 of size nc; nc is also the number of synaptic connections from p
1 and p2 to a and b. At any point in time, the
two populations ﬁrewith two different average neuron ﬁring rates, with Poissonian statistics. The goal is for
neuron a to learn toﬁremore than neuron b, whenever input units frompopulation p1ﬁre at a higher rate than
input units in p2. Intially both neurons are equally connected to both populations. To achieve this, we use a
supervised training protocol: given the input, we provide a teacher signal to the neuron that shouldﬁremore.
The teacher signal is represented by a poissonian spike train sent to the target neurons via a separate channel. The
spike-based learning algorithm is a discretized version of the one presented in [31]. It performs a gradient
descent procedure on the difference of the observed and desired neuron ﬁring rates, and it can be readily
implemented inmixed signal CMOSneuromorphic hardware [7, 36]. A detailed description of this learning rule
and the parameter values used are provided in the supplementarymaterial available online at stacks.iop.org/
NANOF/1/035003/mmedia.
Inﬁgure 9, we compare the classiﬁcations results produced by a systemusing 32-bitﬂoating-point precision
synapseswith the results obtained simulating the proposed binary synapses in the same setting; the colors
indicate which of the two learning neurons ﬁredmore strongly; the ideal solution is a separation of red and blue
at a 45 angle. In both cases the performance increases with the number of synapses. This increase for binary
synapses is due to the fact that additional synapses allow the network to resolve a larger number of effective
connection strengths. In both cases, higher nc also implies a higher inputﬁring rate, which gives the neurons a
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more precise estimate of the underlying rate parameter in aﬁxed timewindow.We show the best performing
instances (bothwith nc= 100).
The proposed learning rule ﬁnds a ‘stable’ solution to the classiﬁcation problem, in that themisclassiﬁed
points only elicit a slightly higher response in thewrong output neuron. The binary synapses reach aworse
classiﬁcation accuracy than the high resolution synapse, but the performance gap varies with the number of
synapses/input channels.We observed that the gap closes in terms of the best performance, but is roughly stable
for the average performance (from14% to 5% for n 25, 100c = { } in best performance, stable at ca. 18% in
average performance). Since the test-time corresponds to 105 times the characteristic time of the individual
neuron’s Poisson spike trains, it is improbable that the instantiations of the poisson statistics caused this trial-to-
trial difference in performance. This indicates that the binary updatemay sometimes get stuck in a bad
conﬁguration, and that in practice occasional restarting of the optimization procedure leads to better results.
4.2. Classifyingmultiple patterns
Herewe showhow it is possible to train a population of output neurons to classifymultiple overlapping patterns
in a supervised setting. For this demonstrationwe use the commonbenchmark of classifying handwritten digits
from theMNIST data-set. Speciﬁcally, we test the systemusingMNIST digits from0 to 4 scaled to 24×24
pixels, as in [28]. In the network, there is an input layer consisting of n24 24 c· · Poisson neurons, whose spike
rates are scaled according to the intensity of theMNIST digit image pixel, and the output layer consisting of 5
neurons that should learn to respond to the corresponding digit, and an additional layer of teacher neurons
indicatingwhich of 5 output neurons shouldﬁre in response to a given input. The index of the output neuron
thatﬁres themost in response to a test stimulus is considered the label that the network assigns to this input.
During training 1000 digits, randomly drawn from the training set, are presented for 100 ms eachwhile the
learning circuits are enabled. The learning circuits are then disabled and the performance of the network is
evaluated on 500 additional digits (randomly drawn from the test set). Further implementation details are given
in the supplementarymaterial.
The learning algorithm is the same one used in section 4.1. To compensate for the discretization errors, the
update ismade probabilistic as in [36]. Althoughwe restrict ourselves to probabilistic signals that are
independent per neuron, rather than per synapse, we achieve a performance comparable to that of [28].
Inﬁgure 10(a)we report the performance of the network as a function of the number nc of synapses used per
pixel, in terms of classiﬁcation accuracy. Inﬁgure 10(b)we show two examples of the learnedweightmatrices.
Figure 9.Comparison of the best classiﬁcation output of the two neuron systemwith (a) binary and (b) 32-bitﬂoating-point
resolution synapses (accuracies are 93.2% and 98.6%; average case 76.8% and 96.7%). The size of the circles indicates the difference
in output rates of the twoneurons. The binary elements’weight distributions correspond the output of the proposed normalizer
circuit incorporatingmemristors with resistance levels drawn from 6 K , 1.2 K W W( ) (high) and 0.6 K , 0.12 K W W( ) (low),
correspoding to aCVof 5 and a high–low ratio of 10.
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5.Discussion
Thememristive synapse circuit proposed in this paper comprises twomemristive devices, 20MOSFETs, and a
pulse-shaping circuit. Clearly, the area of this synaptic circuit ismuch larger than that of synapse elements
employed in dense 1R or 1T-1R crossbar arrays [15, 19, 24]. However, this allows the system to scale to large
synapse/neuron numbers, and to use all synapses in parallel. Furthermore, the currents passing through the
memristive devices are containedwithin each synaptic element and do not diffuse to neighboring devices,
eliminating sneak-path issues and enabling quick charging/discharging of high capacitive loads (in the
supplementarymaterial we discuss how similar strategies could be used for dense cross-bar arrays). The strategy
of using twomemristive devices per synapse allows the use of a normalizer circuit, which has the highly desirable
property ofminimizing the effect of variability across thememristive devices.While the strategy of using two
memristive devices in a differential way also eliminates the need for aﬁxed reference in the normalizer circuit,
and automatically provides the possibility to implement both positive and negative synaptic weights.
6. Conclusion
Weproposed a differential current-modememristive synapse circuit that decouples the current used to sense or
changememristive device state from the current used to stimulate ultra low-power post-synaptic neuron
circuits.We showed that the proposed circuit signiﬁcantly reduces the effect of device variability, and that it is
ideally suited for implementing advanced spike-based learningmechanisms that do not use overlapping pulses
at the terminals of the target synapse.We argued that the strategy of using pulse extenders andGilbert-
normalizers in each synapse elementmaximizes throughput andminimizes power consumption in large-scale
event-based neuromorphic computing platforms. Given thatmemory-related constraints, such as size and
throughput, represent one of themajor bottlenecks in conventional computing architectures [5], and given the
potential of neuromorphic computing platforms to perform robust computation using variable and slow
computing elements, the proposed circuit offers an attractive solution for building alternative non-von
Neumann computing platformswith advanced and emergingmemory technologies.
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Figure 10.MNIST classiﬁcation performance. (a)Error on the (reduced)MNIST classiﬁcation task (test set) as a function of the
number of binary synapses per input pixel for high and lowCV. TheCV settings correspond toﬁgures 8(a) and (b). Errorbars indicate
std. dev. on 5 repetitions. (b) Learnedweightmatrices with one and eight synaptic weights for neurons classifying digits 0 to 4 (left to
right).
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